

M.2 2280 PCIe SSD 920 Datasheet

(SQF-CM8xx-xG-ECx)

REV 1.4 Page 1 of 19 Feb. 11, 2020





CONTENTS

1. Overview	4
2. Features	
3. Specification Table	
4. General Description	
5. Security Features	
6. Pin Assignment and Description	
7.NVMe Command List	
8. Identify Device Data	
9. System Power Consumption	
10. Physical Dimension	
Appendix: Part Number Table	



Revision History

Rev.	Date	History
0.1	2018/5/18	Preliminary release
0.2	2018/8/18	Update PN information
0.3	2018/9/18	Update Physical Dimension (draft)
0.4	2019/1/23	Update performance & related information
0.5	2019/1/23	Update performance information
0.6	2019/3/5	Update sustained performance
0.7	2019/3/12	Update power consumption & performance
0.8	2019/4/12	Performance update
0.9	2019/5/5	Modify description
1.0	2019/7/1	Added function support information
1.1	2019/7/19	Added security description
1.2	2019/7/23	Performance update
1.3	2020/1/9	Updated Pin Assignment and Description
1.4	2020/2/11	Calibration product dimension

Advantech reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Advantech is believed to be accurate and reliable. However, Advantech does not assure any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

Copyright © 1983-2019 Advantech Co., Ltd. All rights reserved.

REV 1.4 Page 3 of 19 Feb. 11, 2020



1. Overview

Advantech SQFlash 920 series M.2 2280 PCIe SSD (Solid State Drive) delivers all the advantages of flash disk technology with PCIe Gen3 x4 interface, including being compliant with standard M.2 2280 (M Key) form factor. The device is designed to operate at a maximum operating frequency of 200MHz with 25MHz external crystal. Its capacity could provide a wide range up to 1.9TB. Moreover, it can reach up to 3,400MB/s read as well as 2,700MB/s write high performance based on Toshiba 64-layer 3D TLC Flash.

REV 1.4 Page 4 of 19 Feb. 11, 2020



2. Features

■ PCle Interface

- Compliant with NVMe1.3
- Compatible with PCIe I/II/III x4 interface
- Support up to queue depth 64K
- Support power management
- Operating Voltage: 3.3V
- Support LDPC with RAID ECC
- AES256 · TCG-OPAL · TRIM · AHCI supported
- Hardware Quick Erase supported (optional)
- Voltage Stabilizer supported (optional)
- Temperature Ranges¹
 - Commercial Temperature
 - 0°C to 70°C for operating
 - -40°C to 85°C for storage
 - Industrial Temperature
 - -40°C to 85°C for operating
 - -40°C to 85°C for storage

*Note: 1. Based on SMART Attribute (Byte index [2:1] of PCIe-SIG standard, which measured by thermal sensor

Mechanical Specification

- Shock: 1,500G / 0.5ms

Vibration: 20G / 80~2,000Hz

Humidty

Humidity: 5% ~ 95% under 55°C

Acquired RoHS \ WHQL \ CE \ FCC Certificate

■ Acoustic: 0 dB

■ Dimension: 80.0 mm x 22.0 mm x 7.3 mm



3. Specification Table

■ Performance

		Sequenti	al (MB/sec)	Random (IOPS @4K)	
		Read	Write	Read	Write
	240 GB	3000	1000	160K	237K
3D TLC	480 GB	3400	2100	357K	445K
(BiCS3)	960 GB	3400	2700	350K	230K
	1920 GB	3400	2700	360K	199K

^{*} Performance measured by IOMeter with QD32, 8GB data pattern, SLC pool enable & adjustable by request.



■ Endurance

JEDEC defined an endurance rating TBW (TeraByte Written), following by the equation below, for indicating the number of terabytes a SSD can be written which is a measurement of SSDs' expected lifespan, represents the amount of data written to the device.

TBW = [(NAND Endurance) x (SSD Capacity)] / WAF

• NAND Endurance: Program / Erase cycle of a NAND flash.

SLC: 100,000 cyclesUltra MLC: 30,000 cycles

o MLC: 3,000 cycles

3D TLC (BiCS3): 3,000 cycles

• SSD Capacity: SSD physical capacity in total of a SSD.

• WAF: Write Amplification Factor (WAF), as the equation shown below, is a numerical value representing the ratio between the amount of data that a SSD controller needs to write and the amount of data that the host's flash controller writes. A better WAF, which is near to 1, guarantees better endurance and lower frequency of data written to flash memory.

WAF = (Lifetime write to flash) / (Lifetime write to host)

Endurance measurement is based on JDEC 219 workload and verified with following workload conditions,

- PreCond%full = 100%
- Trim commands enabled
- Random data pattern.

SQFlash 920 M.2 2280 PCIe SSD TBW

)A/A =	TBW
	WAF	3D TLC (BiCS3)
240 GB	TBD	TBD
480 GB	2.0	850
960 GB	2.0	1665
1920 GB	2.0	3115

^{*} Subject to change based on firmware migration

REV 1.4 Page 7 of 19 Feb. 11, 2020



4. General Description

■ Error Correction Code (ECC)

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, SQFlash 920 series PCIe SSD applies the LDPC with RAID ECC algorithm, which can detect and correct errors occur during read process, ensure data been read correctly, as well as protect data from corruption.

Wear Leveling

NAND flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some areas get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media.

SQFlash provides advanced Wear Leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND flash is greatly improved.

Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as "Initial Bad Blocks". Bad blocks that are developed during the lifespan of the flash are named "Later Bad Blocks". SQFlash implements an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.

Power Loss Protection

Flush Manager

Power Loss Protection is a mechanism to prevent data loss during unexpected power failure. DRAM is a volatile memory and frequently used as temporary cache or buffer between the controller and the NAND flash to improve the SSD performance. However, one major concern of the DRAM is that it is not able to keep data during power failure. Accordingly, SQFlash SSD applies the Flush Manager technology, only when the data is fully committed to the NAND flash will the controller send acknowledgement (ACK) to the host. Such implementation can prevent false-positive performance and the risk of power cycling issues.

In addition, it is critical for a controller to shorten the time the in-flight data stays in the controller internal cache. Thus, SQFlash applies an algorithm to reduce the amount of data resides in the cache to provide a better performance. With Flush Manager, incoming data would only have a "pit stop" in the cache and then move to NAND flash directly. Also, the onboard DDR will be treated as an "organizer" to consolidate incoming data into groups before written into the flash to improve write amplification.

Voltage Stabilizer

While the built-in voltage detector detects an unstable power input (< 3.135 V or > 3.465 V), the controller will issue a power failure interrupt and force a Flush CMD first. At the same time, the whole internal power supply will be switched to Voltage Stabilizer immediately to ensure stable power is supplied throughout the whole drive. This ensures the Flash IC and DDR IC will not operate with unstable power which could lead to data errors or bad data integrity.

■ TRIM

TRIM is a feature which helps improve the read/write performance and speed of solid-state drives (SSD). Unlike hard disk drives (HDD), SSDs are not able to overwrite existing data, so the available space gradually becomes smaller with each use. With the TRIM command, the operating system can inform the SSD which blocks of data are no longer in use and can be removed permanently. Thus, the SSD will perform the erase action, which prevents unused data from occupying blocks all the time.

Specifications subject to change without notice, contact your sales representatives for the most update information.



SMART

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is an open standard that allows a hard disk drive to automatically detect its health and report potential failures. When a failure is recorded by SMART, users can choose to replace the drive to prevent unexpected outage or data loss. Moreover, SMART can inform users of impending failures while there is still time to perform proactive actions, such as copy data to another device.

Over-Provision


Over Provisioning refers to the inclusion of extra NAND capacity in a SSD, which is not visible and cannot be used by users. With Over Provisioning, the performance and IOPS (Input/Output Operations per Second) are improved by providing the controller additional space to manage P/E cycles, which enhances the reliability and endurance as well. Moreover, the write amplification of the SSD becomes lower when the controller writes data to the flash.

■ Thermal Throttling

Thermal Throttling function is for protecting the drive and reducing the possibility of read / write error due to overheat. The temperature is monitored by the thermal sensor. As the operating temperature continues to increase to threshold temperature, the Thermal Throttling mechanism is activated. At this time, the performance of the drive will be significantly decreased to avoid continuous heating. When the operating temperature falls below threshold temperature, the drive can resume to normal operation.



Block Diagram



■ LBA value

Density (GB)	LBA
240	468,862,128
480	937,703,088
960	1,875,385,008
1920	3,750,748,848

REV 1.4 Page 10 of 19 Feb. 11, 2020



5. Security Features

Advanced Encryption Standard (AES)

An AES 256-bit encryption key is generated in the drive's security controller before the data got stored on the NAND flash. When the controller or firmware fails, the data that is securely stored in the encryption key becomes inaccessible through the NAND flash.

■ TCG-OPAL 2.0 Compliance

TCG-OPAL compliance SED (Self-encryption Drive) supports a built-in shadow MBR to process user authentication to SSD before booting to normal MRR area and OS. SQFlash 920 series supports such feature with 100% TCG-OPAL compliance. Further, with SQFlash Flash Lock function, the user authentication process in shadow MBR can be done automatically by bonding with motherboard unique ID such as UUID in BIOS / MAC address / TPM unique code. So with Flash Lock enabled, only designated motherboard can have access to the SSD.

■ Flash Vault

Flash Vault is to lock Read and Write command by SSD firmware setting and make the SSD need password to verify and only operate with the corresponding platform. User can use Flash Vault to prevent data being stolen by reading the SQFlash SSD with other computers and unauthorized person.

Security ID

Security ID is to encrypt user's specific application software encryption. To enable this function, the application software is required to build Security ID function code and user needs to enable the firmware function by entering Access Code of SQFlash Utility, and then the Security ID can be set. When Security ID sets, the application software is protected by Security ID and SQFlash Utility

REV 1.4 Page 11 of 19 Feb. 11, 2020



6. Pin Assignment and Description

Pin No.	PCle Pin	Description
1	GND	Ground
2	3.3V	3.3V source
3	GND	Ground
4	3.3V	3.3V source
5	PETn3	PCIe TX Differential signal defined by the PCIe 3.0 specification
6	N/C	No connect '
7	PETp3	PCIe TX Differential signal defined by the PCIe 3.0 specification
8	N/C	No connect
9	GND	Ground
10	LED1#(O)	Status indicators via LED devices
11	PERn3	PCIe RX Differential signal defined by the PCIe 3.0 specification
12	3.3V	3.3V source
13	PERp3	PCIe RX Differential signals defined by the PCIe 3.0 specification.
14	3.3V	3.3V source
15	GND	Ground
16	3.3V	3.3V source
17	PETn2	PCIe TX Differential signal defined by the PCIe 3.0 specification
18	3.3V	3.3V source
19	PETp2	PCIe TX Differential signal defined by the PCIe 3.0 specification
20	N/C	No connect
21	GND	Ground
22	N/C	No connect
23	PERn2	PCIe RX Differential signal defined by the PCIe 3.0 specification
24	N/C	No connect
25	PERp2	PCIe RX Differential signal defined by the PCIe 3.0 specification
26	N/C	No connect
27	GND	Ground
28	N/C	No connect
29	PETn1	PCIe TX Differential signal defined by the PCIe 3.0 specification
30	N/C	No connect
31	PETp1	PCIe TX Differential signal defined by the PCIe 3.0 specification
32	N/C	No connect
33	GND	Ground
34	N/C	No connect
35	PERn1	PCIe RX Differential signal defined by the PCIe 3.0 specification
36	N/C	No connect
37	PERp1	PCIe RX Differential signal defined by the PCIe 3.0 specification
38	N/C	No connect
39	GND	Ground
40	SMB_CLK (I/O)(0/1.8V)	SMBus Clock; Open Drain with pull-up on platform (Reserve)
41	PETn0	PCIe TX Differential signal defined by the PCIe 3.0 specification
42	SMB_DATA (I/O)(0/1.8V)	SMBus Data; Open Drain with pull-up on platform (Reserve)
43	PETp0	PCIe TX Differential signal defined by the PCIe 3.0 specification
44	N/C	No connect
45	GND	Ground
46	N/C	No connect
47	PERn0	PCIe RX Differential signal defined by the PCIe 3.0 specification
48	N/C	No connect
49	PERp0	PCIe RX Differential signal defined by the PCIe 3.0 specification
50	PERST#(I)(0/3.3V)	PE-Reset is a functional reset to the card as
	***	defined by the PCIe Mini CEM specification.
51	GND	Ground

Specifications subject to change without notice, contact your sales representatives for the most update information.

REV 1.4 Page 12 of 19 Feb. 11, 2020



52	CLKREQ#(I/O)(0/3.3V)	Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates.
50	52 DEECLIVA	PCIe Reference Clock signals (100 MHz)
53	REFCLKn	defined by the PCIe 3.0 specification.
<i></i>	DEMAKE#(I/O)(0/2 2)()	PCIe PME Wake.
54	PEWAKE#(I/O)(0/3.3V)	Open Drain with pull up on platform; Active Low.
55	REFCLKp	PCIe Reference Clock signals (100 MHz)
55	KEFCLKP	defined by the PCIe 3.0 specification.
	Reserved for	Manufacturing Data line. Used for SSD manufacturing only.
56	MFG DATA	Not used in normal operation.
		Pins should be left N/C in platform Socket.
57	GND	Ground
	Reserved for MFG	Manufacturing Clock line. Used for SSD manufacturing only.
58	CLOCK	Not used in normal operation.
	CLOCK	Pins should be left N/C in platform Socket.
59	Module Key	Module Key
60	Module Key	
61	Module Key	
62	Module Key	
63	Module Key	
64	Module Key	
65	Module Key	
66	Module Key	
67	N/C	No connect
68	N/C	No connect
69	PEDET (NC-PCIe)	Host I/F Indication; No Connect for PCIe.
70	3.3V	3.3V source
71	GND	Ground
72	3.3V	3.3V source
73	GND	Ground
74	3.3V	3.3V source
75	GND	Ground

REV 1.4 Page 13 of 19 Feb. 11, 2020



7. NVMe Command List

Admin commands

Opcode	Command Description	
00h	Delete I/O Submission Queue	
01h	Create I/O Submission Queue	
02h	Get Log Page	
04h	Delete I/O Completion Queue	
05h	Create I/O Completion Queue	
06h	Identify	
08h	Abort	
09h	Set Features	
0Ah	Get Features	
0Ch	Asynchronous Event Request	
10h	Firmware Activate	
11h	Firmware Image Download	
I/O Command Set Specific		
80h	Format NVM	
81h	Security Send	
82h	Security Receive	
83h-BFh	I/O Command Set specific	
	Vendor Specific	
C0h-FFh	Vendor specific	

■ NVM commands

Opcode	Command Description
00h	Flush
01h	Write
02h	Read
04h	Write Uncorrectable
05h	Compare
08h	Write Zeroes
09h	Dataset Management
0Dh	Reservation Register
0Eh	Reservation Report
11h	Reservation Acquire
15h	Reservation Release
	Vendor Specific
80h – FFh	Vendor specific

REV 1.4 Page 14 of 19 Feb. 11, 2020



8. Identify Device Data

The Identity Device Data enables Host to receive parameter information from the device. The parameter words in the buffer have the arrangement and meanings defined in below table. All reserve bits or words are zero

■ Identify Controller Data Structure

Bytes	Description	
Controller Capabilities and Features		
01:00	PCI Vendor ID (VID)	
03:02	PCI Subsystem Vendor ID (SSVID)	
23:04	Serial Number (SN)	
63:24	Model Number (MN)	
71:64	Firmware Revision (FR)	
72	Recommended Arbitration Burst (RAB)	
75:73	IEEE OUI Identifier (IEEE)	
76	Controller Multi-Path I/O and Namespace Sharing Capabilities (CMIC)	
77	Maximum Data Transfer Size (MDTS)	
255:80	Reserved	
A	dmin Command Set Attributes & Optional Controller Capabilities	
257:256	Optional Admin Command Support (OACS)	
258	Abort Command Limit (ACL)	
259	Asynchronous Event Request Limit (AERL)	
260	Firmware Updates (FRMW)	
261	Log Page Attributes (LPA)	
262	Error Log Page Entries (ELPE)	
263	Number of Power States Support (NPSS)	
264	Admin Vendor Specific Command Configuration (AVSCC)	
265	Autonomous Power State Transition Attributes (APSTA)	
511:266	Reserved	
	NVM Command Set Attributes	
512	Submission Queue Entry Size (SQES)	
513	Completion Queue Entry Size (CQES)	
515:514	Reserved	
519:516	Number of Namespaces (NN)	
521:520	Optional NVM Command Support (ONCS)	
523:522	Fused Operation Support (FUSES)	
524	Format NVM Attributes (FNA)	
525	Volatile Write Cache (VWC)	
527:526	Atomic Write Unit Normal (AWUN)	
529:528	Atomic Write Unit Power Fail (AWUPF)	
530	NVM Vendor Specific Command Configuration (NVSCC)	
531	Reserved	
533:532	Atomic Compare & Write Unit (ACWU)	
535:534	Reserved	
539:536	SGL Support (SGLS)	
703:540	Reserved	



■ Identify Namespace Data Structure & NVM Command Set Specific

Bytes	Description
7:0	Namespace Size (NSZE)
15:8	Namespace Capacity (NCAP)
23:16	Namespace Utilization (NUSE)
24	Namespace Features (NSFEAT)
25	Number of LBA Formats (NLBAF)
26	Formatted LBA Size (FLBAS)
27	Metadata Capabilities (MC)
28	End-to-end Data Protection Capabilities (DPC)
29	End-to-end Data Protection Type Settings (DPS)
30	Namespace Multi-path I/O and Namespace Sharing Capabilities (NMIC)
31	Reservation Capabilities (RESCAP)
119:32	Reserved
127:120	IEEE Extended Unique Identifier (EUI64)
131:128	LBA Format 0 Support (LBAF0)
135:132	LBA Format 1 Support (LBAF1)
139:136	LBA Format 2 Support (LBAF2)
143:140	LBA Format 3 Support (LBAF3)
147:144	LBA Format 4 Support (LBAF4)
151:148	LBA Format 5 Support (LBAF5)
155:152	LBA Format 6 Support (LBAF6)
159:156	LBA Format 7 Support (LBAF7)
163:160	LBA Format 8 Support (LBAF8)
167:164	LBA Format 9 Support (LBAF9)
171:168	LBA Format 10 Support (LBAF10)
175:172	LBA Format 11 Support (LBAF11)
179:176	LBA Format 12 Support (LBAF12)
183:180	LBA Format 13 Support (LBAF13)
187:184	LBA Format 14 Support (LBAF14)
191:188	LBA Format 15 Support (LBAF15)
383:192	Reserved
4095:384	Vendor Specific (VS)

List of Device Identification for Each Capacity

Capacity (GB)	Byte[7:0]: Namespace Size (NSZE)
240	1BF244B0h
480	37E436B0h
960	6FC81AB0h
1920	DF8FE2B0h

REV 1.4 Page 16 of 19 Feb. 11, 2020



9. System Power Consumption

■ Supply Voltage

Parameter	Rating
Operating Voltage	3.3V


■ Power Consumption

m	Α	Read	Write
3D TLC (BiCS3)	240 GB	1484	909
	480 GB	1727	1030
	960 GB	1818	1696
	1920 GB	1939	1969

REV 1.4 Page 17 of 19 Feb. 11, 2020



10. Physical Dimension M.2 2280 PCIe SSD (Unit: mm)







Appendix: Part Number Table

Product	Advantech PN
SQF 920 NVMe M.2 2280 SSD (OPAL) 240G 3D TLC (BiCS3) (0~70°C)	SQF-CM8V4-240G-ECC
SQF 920 NVMe M.2 2280 SSD (OPAL) 480G 3D TLC (BiCS3) (0~70°C)	SQF-CM8V4-480G-ECC
SQF 920 NVMe M.2 2280 SSD (OPAL) 960G 3D TLC (BiCS3) (0~70°C)	SQF-CM8V4-960G-ECC
SQF 920 NVMe M.2 2280 SSD (OPAL) 1920G 3D TLC (BiCS3) (0~70°C)	SQF-CM8V4-1K9G-ECC
SQF 920 NVMe M.2 2280 SSD (OPAL) 240G 3D TLC (BiCS3) (-40~85°C)	SQF-CM8V4-240G-ECE
SQF 920 NVMe M.2 2280 SSD (OPAL) 480G 3D TLC (BiCS3) (-40~85°C)	SQF-CM8V4-480G-ECE
SQF 920 NVMe M.2 2280 SSD (OPAL) 960G 3D TLC (BiCS3) (-40~85°C)	SQF-CM8V4-960G-ECE
SQF 920 NVMe M.2 2280 SSD (OPAL) 1920G 3D TLC (BiCS3) (-40~85°C)	SQF-CM8V4-1K9G-ECE

REV 1.4 Page 19 of 19 Feb. 11, 2020